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A self-calibrating closed loop circuit for
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Dominguez-Pumar and V. Jimenez
This work describes a new circuit which applies a configurable voltage
across an RTD while the current flowing through it is measured
with a current mirror. The circuit also allows to work with voltages
above the IC supply voltage to cope with the high power RTD
dissipation normally required in thermal anemometers. The circuit is
periodically calibrated to cancel the errors and amplifier offset and
therefore improves measurement accuracy. Experimental measurements
of the circuit fabricated using 0.35 µm AMS technology show the
functionality and improved power efficiency.
Introduction: Thermal anemometers are widely used to measure flow
velocity by sensing the heat transfer between the fluid and a hot element
[1–3]. Open and closed loop strategies have been extensively used
[4–7] to measure the convection heat transfer. Several challenges have
to be faced, the first is how to increase the power efficiency as in a
conventional anemometer bridge [7] at most 50% of the power goes
to heat the sensing resistor. Moreover, the bridge arrangement does
not allow four-wire measurement of the resistor value increasing noise
and the measurement is sensitive to the amplifier offset. Finally, the
anemometer bridge structure does not allow an easy programable target
of the operation temperature.
In this work a measurement strategy based on controlling a loop to
keep constant the voltage across the RTD and measuring the current
IRTD with a current mirror in series is proposed. At any value of the flow
speed, the power delivered to the RTD is the maximum available (VA −
VB)
2/RRTD . The resistor value at a given flow speed can be calculated
accurately using a four-wire measurement (RRTD = VA − VB/IRTD) .
The power efficiency can be greatly increased as the voltage drop in the
current mirror can be kept much lower than the constant voltage drop
across the sensing resistor.
The described circuit can be used with several control loop
arrangements such as constant voltage (CVA) [4], thermal sigma-
delta modulation (Σ∆) [5] or pulse width modulation (PWM) [6]. To
implement Σ∆ or PWM modulation the voltage applied across the
RTD is switched between two values (to deliver high or low power)
depending on the value of the current at given time. This circuit allows
the configuration of the loop to set different voltage values. Since the
accuracy of current measurement can generally be affected by offset
errors [8], the circuit includes calibration and offset cancelation.
Circuit description: The main architecture of the circuit is shown in
figure 1. There are three operation modes : M1 and M2 are calibration and
offset correction modes while M3 corresponds to the normal operation
mode. Let us first describe the normal mode M3 where the error signal
between the voltage drop across the RTD VDUT and a target voltage
VTG , V d= VDUT − VTG, (see Fig 1) is sensed and amplified. In order
to provide high heating power to the RTD resistor, its terminals are
wired to nodes VA and VB that are separated from the amplifier input
by down level shifters composed by resistors RA and RB and cascode
current sources delivering bias currents IA and IB respectively. This
arrangements allow to apply, across the terminals of the RTD, voltages
larger than the IC supply voltage by off-chip circuit or by on-chip circuits
as described below. Linear feedback loops are used to adjust the values
of IA and IB currents. In between the resistors RA and RB there are two
analog multiplexers MUX1 and MUX2 that allow to implement the
different operation modes and must withstand VA and VB , and therefore
it could be necessary to implement them off-chip. In the normal mode of
operation, the zero differential input voltage (Vd = 0V ) of the amplifier
must occur when VRTD = VTG. Then, both current sources must be
properly adjusted to cause a voltage drop (VRA and VRB) across the
resistors RA and RB for a desired VTG (1).
VTG = IARA − IBRB = VRA − VRB (1)
The two currents IA and IB are set in the calibration operation modes,
M1 and M2. In fact, the feedback loops of the two current sources are
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Fig. 1. Circuit diagram
controlled by three digital signals which control the circuit topology and
select the corresponding operation mode (Fig.2).
In both calibration phases, three voltage references are used to adjust
the voltage drops VRA and VRB . The voltage reference Vref3 determines
the common-mode voltage at the input of the amplifier when the circuit
is in the calibration phase.
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Fig. 2 Top: equivalent circuit for M1, M2 and M3 operation modes (a,b and c
respectively). Bottom: waveforms of the three digital signals which select the
operation mode.
In the first mode M1 ( see Figure 2(a))({φ1 , φ2 , φ3}={1 , 0 , 0}),
VRA is adjusted by switching the positive input to Vref1 and connecting
Vref3 at the negative input of the operational amplifier while closing the
positive feedback loop. Vref1 is set at the typical value of VA and Vref3
is used to cause the desired voltage drop (2). Note that Vref3 must be
within the input range of the operational amplifier.
VRA = Vref1 − Vref3 (2)
This closed loop adjusts the current IA while sets the voltage at the
capacitance CA. This capacitance has been sized to maintain the voltage
at the gate of MP1 when this operation mode comes to an end and sets
the dominant pole of the active feedback loop. The phase of this loop is
inverted by adding a current mirror (composed by MP1 and MN5) which
provides loop stability.
In the second mode M2 ( see Figure 2(b))({φ1 , φ2 , φ3}={0 , 1 , 0}),
the circuit adjusts IB to cause the voltage drop VRB (3). To do this, Vref1
is maintained at the positive input of the circuit while Vref2 is connected
to the negative one. In this case a current mirror is not necessary to make
the loop stable. As in the first mode, a capacitance (CB ) is set at the
suitable voltage to maintain the current drain IB once this mode ends.
Note that Vref3 must be lower than Vref2.
VRB = Vref2 − Vref3 (3)
Finally, in the third mode M3, or normal mode, as described earlier,
({φ1 , φ2 , φ3}={0 , 0 , 1}), both calibration loops are open and the RTD
is connected at the input of the circuit. Then, the output voltage (VOUT )
will be:
VOUT =A(VA − VRA − VB + VRB) =A(VDUT − VTG) =AVd
(4)
where A is the open-loop gain of the operational amplifier.
The anemometer sensor system is shown in Fig.3a. The circuit shown
in Figure 1 is represented by the block diagram inside the dashed box .
The amplifier is inside a feedback loop which forces the current through
the RTD to keep the voltage drop across it stable at VTG. The capacitance
C3 is used to maintain the current drain through the RTD while the
calibration modes (M1 and M2) are activated. This capacitance also sets
the dominant pole. Furthermore, the RTD current is sensed by a N:1
current mirror ( MN6 to MN9, integrated inside the IC) generating a
current IMEAS that is externally accesible (5).
RRTD =
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Fig. 3 a) Anemometer system. Rw1 , Rw2, Rw3 and Rw4 are the wire
resistances. b) Layout of the fabricated circuit.
Experimental results: The circuit has been implemented using AMS
0.35µm CMOS C35B4C3 process. Figure 3b shows a photograph of the
circuit in Fig.3a, whose active area is 1260µm x 630µm. The sensor
is supplied with V DH = 5V while the circuit core supply voltage is
V DD=3.3V. In this implementation, MUX1 and MUX2 have been
integrated by using the thick oxide CMOS transistors of the specified
process since they can withstand the V DH level. The amplifier has
a symmetrical OTA topology and the resistors values are RA =RB =
100 kΩ. This value has been chosen to reduce power consumption and
to make negligible the errors introduced by the resistance of the wires
used to connect the sensor (Rw1 to Rw4). C1 =C2 =69 pF, C3 =
67.5 pF. The current scaling factor of the output cascode (MN6/MN7 and
MN8/MN9) is N=32 to reduce the power consumption of the sensing
current. The nominal value of the RTD used in the experiments is
RDUT = 100Ω at 0 ◦C.
Figure 4 shows an experimental result where different target voltages
(VTG) have been set to the RTD: 0.5V, 1.5V, 2.5V and 3.5V.
The reference voltages for this experiment are: Vref1 = 5V, Vref2 =
{4.5 V, 3.5V, 2.5V, 1.5V } and Vref3 = 1V. It can be seen that the
different applied voltages are stable and that VDUT changes after a
calibration phase. Digital signals φ1, φ2 and φ3 are also shown. The
transient response of the RTD when VDUT =3.5V is shown in Figure 5.
The reference voltages are: Vref1 = 5V, Vref2 = 1.5V and Vref3 =1V.
It can be seen how the current flowing through the RTD decreases due
to the temperature increase in the RTD. After 50 seconds the current
reaches the steady-state value IRTD = 855µ,A. The RTD value can be
calculated by applying 5:RDUT =3.5V/(32 · 855µA) = 128Ω. Taking
into account that the RTD is made from platinum and its coefficient
temperature is α=0.00385/◦C, this resistance value corresponds to a
temperature of 72.5 ◦C. For (VA − VB) = 4V a current IRTD =30mA
has been measured. For V DH =5V this means that the total power
delivered to the RTD is approximately the 80% of the total power
delivered to the anemometer. This figure can change when sigma-delta
or PMW strategies are implemented but not significatively.
Conclusions: A new circuit for applying configurable constant voltages
across an RTD while monitoring the current flowing through it is
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Fig. 4 Result of a measurement in which VTG has been set to four different
values: 0.5V, 1.5V, 2.5V and 3.5V.
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Fig. 5. Transient response of the RTD while applying VRTD =3.5V.
presented. The circuit allows over supply voltage actuation and provides
offset cancelation. Experimental results are shown to demonstrate the
functionality of this circuit, which has been fabricated using 0.35µm
AMS technology.
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